Effect of Electrostatic Discharge on Electrical Characteristics of Discrete Electronic Components (Technical Brief)

##plugins.themes.bootstrap3.article.main##

##plugins.themes.bootstrap3.article.sidebar##

Published Mar 26, 2021
Phil Wysocki Vladislav Vashchenko Jose Celaya Sankalita Saha Kai Goebel

Abstract

This article reports on preliminary results of a study conducted to examine how temporary electrical overstress seed fault conditions in discrete power electronic components that cannot be detected with reliability tests but impact longevity of the device. These defects do not result in formal parametric failures per datasheet specifications, but result in substantial change in the electrical characteristics when compared with pristine device parameters. Tests were carried out on commercially available 600V IGBT devices using transmission line pulse (TLP) and system level ESD stress. It was hypothesized that the ESD causes local damage during the ESD discharge which may greatly accelerate degradation mechanisms and thus reduce the life of the components. This hypothesis was explored in simulation studies where different types of damage were imposed to different parts of the device. Experimental results agree qualitatively with the simulation for a number of tests which will motivate more in-depth modeling of the damage.

How to Cite

Wysocki, P., Vashchenko, V., Celaya, J., Saha, S., & Goebel, K. (2021). Effect of Electrostatic Discharge on Electrical Characteristics of Discrete Electronic Components (Technical Brief). Annual Conference of the PHM Society, 1(1). Retrieved from https://papers.phmsociety.org/index.php/phmconf/article/view/1424
Abstract 7 | PDF Downloads 3

##plugins.themes.bootstrap3.article.details##

Keywords

avionics, field effect transistors (FET), semiconductor device reliability, test rig, applications: electronics

References
(Vashchenko and Sinkevitch, 2008) V.A. Vashchenko and V.F. Sinkevitch. Physical Limitations of Semiconductor devices, Springer.
(Davidson, 2006) S. Davidson. Searching for clues: Diagnosing IC failures, IEEE design and Test of Computers, vol. 23, issue 1, pp. 67- 68.
(Desineni and Blanton, 2005). R. Desineni and R. D. Blanton. Diagnostics of arbitrary using neighborhood Function Extraction, in Proceedings of 23rd IEEE VLSI Test Symposium, 2005, pp. 366- 373.
(Khatir et al., 1994) Z. Khatir, J. Skipedj, and R. Lallemand. Main Technological causes and some mechanisms of high power GTO’s failures, in Proceedings of Fifth International Conference on Power Electronics and Variable-Speed Drives, pp. 319-324.
(Li and Huang,2009) T. S. Li and C. L. Huang. Defect spatial pattern recognition using a hybrid SOM- SVM approach in semiconductor manufacturing, Expert Systems with Applications: An International Journal, vol. 36, issue 1, pp. 374-385.
(Sonnenfeld et al., 2008) G. Sonnenfeld, K. Goebel, and J. R. Celaya. An agile accelerated aging, characterization and scenario simulation system for gate controlled power transistors, in Proceedings of AUTOTESTCON, 2008 IEEE, pp. 208-215.
(Toh, 2008) S. L. Toh. In-depth electrical analysis to reveal the failure mechanisms with nanoprobing, IEEE Transactions on Device and Materials Reliability, vol. 8, issue 2, pp. 387-393.
(Angstrom, 2009) DECIMM (DEvice-CIrcuit Mixed- Mode)Version 2.0, Installation GuideUser Reference Manual, Ångstrom Design Automation Inc., 2009.
Section
Poster Presentations

Most read articles by the same author(s)

1 2 3 4 5 > >>